

CGS 3763: Operating System Concepts Spring 2006

Chapter 2 – Hardware – Part 2

Instructor : Mark Llewellyn
markl@cs.ucf.edu
CSB 242, 823-2790
<http://www.cs.ucf.edu/courses/cgs3763/spr2006>

School of Electrical Engineering and Computer Science
University of Central Florida



Interrupts

- Interrupt the normal sequencing of the processor
- Most I/O devices are slower than the processor
 - Processor must pause to wait for device




Classes of Interrupts


Program	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, and reference outside a user's allowed memory space.
Timer	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.
I/O	Generated by an I/O controller, to signal normal completion of an operation or to signal a variety of error conditions.
Hardware failure	Generated by a failure, such as power failure or memory parity error.




Program Flow of Control Without Interrupts



Program Flow of Control With Interrupts, Short I/O Wait



Program Flow of Control With Interrupts; Long I/O Wait




Interrupt Handler

- Program to service a particular I/O device
- Generally part of the operating system




Interrupts

- Suspends the normal sequence of execution



Interrupt Cycle




Interrupt Cycle

- Processor checks for interrupts
- If no interrupts fetch the next instruction for the current program
- If an interrupt is pending, suspend execution of the current program, and execute the interrupt-handler routine



Timing Diagram Based on Short I/O Wait



Numbers refer to page 4


Numbers refer to page 5

(b) With interrupts


(a) Without interrupts




Timing Diagram Based on Long I/O Wait



Simple Interrupt Processing




Changes in Memory and Registers for an Interrupt



Interrupt occurs after instruction at location N



Changes in Memory and Registers for an Interrupt




Return from interrupt




Multiple Interrupts

- Disable interrupts while an interrupt is being processed



Multiple Interrupts


- Define priorities for interrupts



Nested interrupt processing



Multiple Interrupts



Example Time Sequence of Multiple Interrupts



Multiprogramming

- Processor has more than one program to execute
- The sequence the programs are executed depend on their relative priority and whether they are waiting for I/O
- After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt



Memory Hierarchy

- Faster access time, greater cost per bit
- Greater capacity, smaller cost per bit
- Greater capacity, slower access speed



Disk Cache

- A portion of main memory used as a buffer to temporarily to hold data for the disk
- Disk writes are clustered
- Some data written out may be referenced again. The data are retrieved rapidly from the software cache instead of slowly from disk




Cache Memory

- Invisible to operating system
- Increase the speed of memory
- Processor speed is faster than memory speed
- Exploit the principle of locality



Cache Memory



Cache and Main Memory





Cache Memory

- Contains a copy of a portion of main memory
- Processor first checks cache
- If not found in cache, the block of memory containing the needed information is moved to the cache and delivered to the processor




Cache/Main Memory System



Cache/Main-Memory Structure



Cache Read Operation



Cache Design

- Cache size
 - Small caches have a significant impact on performance
- Block size
 - The unit of data exchanged between cache and main memory
 - Larger block size more hits until probability of using newly fetched data becomes less than the probability of reusing data that have to be moved out of cache



Cache Design

- Mapping function
 - Determines which cache location the block will occupy
- Replacement algorithm
 - Determines which block to replace
 - Least-Recently-Used (LRU) algorithm




Cache Design

- Write policy
 - When the memory write operation takes place
 - Can occur every time block is updated
 - Can occur only when block is replaced
 - Minimizes memory write operations
 - Leaves main memory in an obsolete state




Programmed I/O

- I/O module performs the action, not the processor
- Sets appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete



Interrupt-Driven I/O

- Processor is interrupted when I/O module ready to exchange data
- Processor saves context of program executing and begins executing interrupt-handler
- No needless waiting
- Consumes a lot of processor time because every word read or written passes through the processor



Direct Memory Access

- Transfers a block of data directly to or from memory
- An interrupt is sent when the transfer is complete
- Processor continues with other work

